Invention Grant
US07974807B2 Adaptive calibration for digital phase-locked loops 有权
数字锁相环的自适应校准

Adaptive calibration for digital phase-locked loops
Abstract:
Techniques for adaptively calibrating a TDC output signal in a digital phase-locked loop (DPLL). In an exemplary embodiment, a calibration factor multiplied to the TDC output signal is adaptively adjusted to minimize a magnitude function of a phase comparator output signal of the DPLL. In an exemplary embodiment, the calibration factor may be adjusted using an exemplary embodiment of the least-mean squares (LMS) algorithm. Further techniques for simplifying the adaptive algorithm for hardware implementation are described.
Public/Granted literature
Information query
Patent Agency Ranking
0/0