Invention Grant
- Patent Title: Memory system and control method thereof
- Patent Title (中): 存储系统及其控制方法
-
Application No.: US12551213Application Date: 2009-08-31
-
Publication No.: US07958411B2Publication Date: 2011-06-07
- Inventor: Shinichi Kanno , Hirokuni Yano , Toshikatsu Hida , Kazuya Kitsunai , Junji Yano
- Applicant: Shinichi Kanno , Hirokuni Yano , Toshikatsu Hida , Kazuya Kitsunai , Junji Yano
- Applicant Address: JP Tokyo
- Assignee: Kabushiki Kaisha Toshiba
- Current Assignee: Kabushiki Kaisha Toshiba
- Current Assignee Address: JP Tokyo
- Agency: Oblon, Spivak, McClelland, Maier & Neustadt, L.L.P.
- Priority: JP2008-114230 20080424
- Main IPC: G11C29/00
- IPC: G11C29/00 ; G06F13/00 ; G06F13/28

Abstract:
A memory system includes a nonvolatile memory including blocks as data erase units, a measuring unit which measures an erase time at which data in each block is erased, a block controller having a block table which associates a state value indicating one of a free state and a used state with the erase time for each block, a detector which detects blocks in which rewrite has collectively occurred within a short period, a first selector which selects a free block having an old erase time as a first block, a second selector which selects a block in use having an old erase time as a second block, and a leveling unit which moves data in the second block to the first block if the first block is included in the blocks detected by the detector.
Public/Granted literature
- US20100077266A1 MEMORY SYSTEM AND CONTROL METHOD THEREOF Public/Granted day:2010-03-25
Information query