Invention Grant
US07955895B2 Structure and method for stacked wafer fabrication 有权
堆叠晶片制造的结构和方法

Structure and method for stacked wafer fabrication
Abstract:
A method for fabricating stacked wafers is provided. In one embodiment, the method comprises providing a wafer having a chip side and a non-chip side, the chip side comprising a plurality of semiconductor chips. A plurality of dies is provided, each of the die bonded to one of the plurality of semiconductor chips. The chip side of the wafer and the plurality of dies are encapsulated with a protecting material. The non-chip side of the wafer is thinned to an intended thickness. The wafer is then diced to separate the wafer into individual semiconductor packages.
Public/Granted literature
Information query
Patent Agency Ranking
0/0