Invention Grant
US07948297B1 Circuits and methods to minimize thermally generated offset voltages 有权
减少热产生的偏移电压的电路和方法

Circuits and methods to minimize thermally generated offset voltages
Abstract:
A circuit to minimize thermally generated offset voltages includes a differential pair of transistors having a first transistor and a second transistor and coupled to a current source, a differential input having a first input coupled to the first transistor and having a second input coupled to the second transistor, a pair of bypass transistors having a first bypass transistor and a second bypass transistor, the first bypass transistor coupled in parallel with the first transistor and the second bypass transistor coupled in parallel with the second transistor, wherein the pair of bypass transistors is coupled to the current source, and control circuitry coupled to the pair of bypass transistors for controlling current through the pair of bypass transistors.
Information query
Patent Agency Ranking
0/0