Invention Grant
- Patent Title: Method for error test, recordation and repair
- Patent Title (中): 错误测试,记录和修复方法
-
Application No.: US11714348Application Date: 2007-03-06
-
Publication No.: US07941712B2Publication Date: 2011-05-10
- Inventor: Christian N. Mohr , Timothy B. Cowles
- Applicant: Christian N. Mohr , Timothy B. Cowles
- Applicant Address: US ID Boise
- Assignee: Micron Technology, Inc.
- Current Assignee: Micron Technology, Inc.
- Current Assignee Address: US ID Boise
- Agency: TraskBritt
- Main IPC: G11C29/00
- IPC: G11C29/00

Abstract:
In a memory device, an on-die register is provided that is configured to store a row address as well as a column address of a memory cell that fails a test. Storing the row address frees testing from being limited to activating at one time only rows related to a common redundant segment. Storing the row address also guides repair using segmented redundancy. As an addition or alternative, information may be stored in an anti-fuse bank that is designed to provide access to a redundant cell but has not yet enabled access to that cell. If the information stored in the anti-fuse bank relates to the failure of the redundant cell, such information may be used to avoid repairing with that redundant cell.
Public/Granted literature
- US20070168774A1 Method for error test, recordation and repair Public/Granted day:2007-07-19
Information query