Invention Grant
US07885801B2 Modeling asynchronous behavior from primary inputs and latches 失效
从主要输入和锁存器建模异步行为

Modeling asynchronous behavior from primary inputs and latches
Abstract:
Asynchronous behavior of a circuit is emulated by modifying a netlist to insert additional logic at a driving element such as a latch. The additional logic outputs one of (i) a present output from the driving element, (ii) a delayed output from the driving element, or (iii) a random value, which drives downstream logic. The output of the additional logic is selectively responsive to a user-controlled skew enable input. The invention allows for simpler data skew logic transformations which are applicable to both latches and primary inputs, with no dependencies on any clock net.
Public/Granted literature
Information query
Patent Agency Ranking
0/0