Invention Grant
- Patent Title: Methods of manufacturing non-volatile memory devices by implanting metal ions into grain boundaries of variable resistance layers
- Patent Title (中): 通过将金属离子注入可变电阻层的晶界来制造非易失性存储器件的方法
-
Application No.: US12035169Application Date: 2008-02-21
-
Publication No.: US07883929B2Publication Date: 2011-02-08
- Inventor: Byung-Yong Choi , Choong-Ho Lee , Kyu-Charn Park
- Applicant: Byung-Yong Choi , Choong-Ho Lee , Kyu-Charn Park
- Applicant Address: KR
- Assignee: Samsung Electronics Co., Ltd.
- Current Assignee: Samsung Electronics Co., Ltd.
- Current Assignee Address: KR
- Agency: Myers Bigel Sibley & Sajovec, P.A.
- Priority: KR10-2007-0019826 20070227
- Main IPC: H01L31/00
- IPC: H01L31/00

Abstract:
Integrated circuit nonvolatile memory devices are manufactured by forming a variable resistance layer on an integrated circuit substrate. The variable resistance layer includes grains that define grain boundaries between the grains. Conductive filaments are formed along at least some of the grain boundaries. Electrodes are formed on the variable resistance layer. The conductive filaments may be formed by implanting conductive ions into at least some of the grain boundaries. Moreover, the variable resistance layer may be a variable resistance oxide of a metal, and the conductive filaments may be the metal. Related devices are also disclosed.
Public/Granted literature
Information query
IPC分类: