Invention Grant
- Patent Title: Power consumption reduction in a multiprocessor system
- Patent Title (中): 多处理器系统中的功耗降低
-
Application No.: US11525306Application Date: 2006-09-22
-
Publication No.: US07882379B2Publication Date: 2011-02-01
- Inventor: Tomochika Kanakogi
- Applicant: Tomochika Kanakogi
- Applicant Address: JP Tokyo
- Assignee: Sony Computer Entertainment Inc.
- Current Assignee: Sony Computer Entertainment Inc.
- Current Assignee Address: JP Tokyo
- Agency: Gibson & Dernier LLP
- Agent Matthew B. Dernier, Esq.
- Main IPC: G06F1/32
- IPC: G06F1/32

Abstract:
Methods and apparatus provide for reducing power consumption by decreasing operating frequencies of waiting processors in a multiprocessor system. Power consumption may be reduced by having a processor enter a low frequency mode when the processor is in a loop waiting for data that have been locked by another processor. The frequency of operation of the waiting processor may be reduced to a fraction (one half, one quarter, etc.) of the normal, initial clock frequency. The multiprocessor system may monitor a number of times (loop count) that a waiting processor takes the wait loop and compare the number to a threshold. When the loop count is greater than or equal to the threshold, the clock frequency of the waiting processor is reduced. When the waiting processor ceases to wait and does not take the wait loop branch (e.g., because the other processor has released the lock on the data), the loop count is reset to zero and the frequency of operation of waiting processor is increased to an increased frequency, such as the normal, initial level.
Public/Granted literature
- US20080077815A1 Power consumption reduction in a multiprocessor system Public/Granted day:2008-03-27
Information query