Invention Grant
US07881126B2 Memory structure with word line buffers 有权
具有字线缓冲器的存储器结构

Memory structure with word line buffers
Abstract:
A memory comprises a plurality of memory cells. A row decoder module selectively drives word lines using a voltage level to access selected ones of the memory cells. A first regeneration module selectively pulls the voltage level on one of the word lines to one of first and second predetermined voltage levels. At least one of the memory cells of the one of the word lines is located between the first regeneration module and the row decoder module.
Public/Granted literature
Information query
Patent Agency Ranking
0/0