Invention Grant
US07863959B2 Apparatus and methods for a high-voltage latch 有权
高电压锁存装置及方法

Apparatus and methods for a high-voltage latch
Abstract:
Some embodiments include a device having storage node and a latch circuit coupled to the storage node to latch data provided to the storage node during one of a first mode and a second mode of the device. The latch circuit includes a first transistor, a second transistor, and a third transistor coupled between a first voltage node and a second voltage node. The third transistor is configured to selectively turn on and off in the first and second modes. Other embodiments are described.
Public/Granted literature
Information query
Patent Agency Ranking
0/0