Invention Grant
US07863759B2 Package structure and method for chip with two arrays of bonding pads on BGA substrate for preventing gold bonding wires from collapse
有权
封装结构和方法,用于在BGA衬底上具有两个接合焊盘阵列的芯片,用于防止金焊丝失效
- Patent Title: Package structure and method for chip with two arrays of bonding pads on BGA substrate for preventing gold bonding wires from collapse
- Patent Title (中): 封装结构和方法,用于在BGA衬底上具有两个接合焊盘阵列的芯片,用于防止金焊丝失效
-
Application No.: US12007361Application Date: 2008-01-09
-
Publication No.: US07863759B2Publication Date: 2011-01-04
- Inventor: Ming-Feng Wu
- Applicant: Ming-Feng Wu
- Applicant Address: TW Shin-Chu
- Assignee: Integrated Circuit Solution Inc.
- Current Assignee: Integrated Circuit Solution Inc.
- Current Assignee Address: TW Shin-Chu
- Agency: Birch, Stewart, Kolasch & Birch, LLP
- Priority: TW96103968A 20070202
- Main IPC: H01L23/48
- IPC: H01L23/48

Abstract:
A package structure and method for preventing gold bonding wires from collapsing are disclosed. The structure is especially useful for those chips whose two n×1 arrays of bonding pads are on the chip center to be packaged on a BGA substrate. According to the first preferred embodiment, two dies having a redistribution layer formed thereon are introduced outer the bonding pad array on the chip so that the gold bonding wires can be divided into two sections each to connect the bonding pads with the redistribution layer and the redistribution layer with the gold fingers on the BGA substrate. According to the second embodiment, the gold bonding wires are fixed by the epoxy strips on the chips after bonding the bonding pads to the gold fingers but before pouring liquid encapsulated epoxy into a mold.
Public/Granted literature
Information query
IPC分类: