Invention Grant
US07730290B2 Systems for executing load instructions that achieve sequential load consistency 失效
用于执行实现顺序负载一致性的加载指令的系统

Systems for executing load instructions that achieve sequential load consistency
Abstract:
A method is disclosed for executing a load instruction. Address information of the load instruction is used to generate an address of needed data, and the address is used to search a cache memory for the needed data. If the needed data is found in the cache memory, a cache hit signal is generated. At least a portion of the address is used to search a queue for a previous load instruction specifying the same address. If a previous load instruction specifying the same address is found, the cache hit signal is ignored and the load instruction is stored in the queue. A load/store unit, and a processor implementing the method, are also described.
Information query
Patent Agency Ranking
0/0