Invention Grant
US07730280B2 Methods and apparatus for independent processor node operations in a SIMD array processor
有权
用于SIMD阵列处理器中独立处理器节点操作的方法和装置
- Patent Title: Methods and apparatus for independent processor node operations in a SIMD array processor
- Patent Title (中): 用于SIMD阵列处理器中独立处理器节点操作的方法和装置
-
Application No.: US11736814Application Date: 2007-04-18
-
Publication No.: US07730280B2Publication Date: 2010-06-01
- Inventor: Gerald George Pechanek , Edwin Franklin Barry , Mihailo M. Stojancic
- Applicant: Gerald George Pechanek , Edwin Franklin Barry , Mihailo M. Stojancic
- Applicant Address: US CA Berkeley
- Assignee: Vicore Technologies, Inc.
- Current Assignee: Vicore Technologies, Inc.
- Current Assignee Address: US CA Berkeley
- Agency: Heimlich Law, PC
- Agent Alan Heimlich, Esq.
- Main IPC: G06F15/76
- IPC: G06F15/76

Abstract:
A control processor is used for fetching and distributing single instruction multiple data (SIMD) instructions to a plurality of processing elements (PEs). One of the SIMD instructions is a thread start (Tstart) instruction, which causes the control processor to pause its instruction fetching. A local PE instruction memory (PE Imem) is associated with each PE and contains local PE instructions for execution on the local PE. Local PE Imem fetch, decode, and execute logic are associated with each PE. Instruction path selection logic in each PE is used to select between control processor distributed instructions and local PE instructions fetched from the local PE Imem. Each PE is also initialized to receive control processor distributed instructions. In addition, local hold generation logic is associated with each PE. A PE receiving a Tstart instruction causes the instruction path selection logic to switch to fetch local PE Imem instructions.
Public/Granted literature
- US20080046685A1 Methods and Apparatus For Independent Processor Node Operations In A SIMD Array Processor Public/Granted day:2008-02-21
Information query