Invention Grant
US07712014B2 Synchronizing clock and aligning signals for testing electronic devices
有权
同步时钟和对准信号,以测试电子设备
- Patent Title: Synchronizing clock and aligning signals for testing electronic devices
- Patent Title (中): 同步时钟和对准信号,以测试电子设备
-
Application No.: US11746527Application Date: 2007-05-09
-
Publication No.: US07712014B2Publication Date: 2010-05-04
- Inventor: Bent Hessen-Schmidt
- Applicant: Bent Hessen-Schmidt
- Applicant Address: US CA Menlo Park
- Assignee: Synthesys Research, Inc.
- Current Assignee: Synthesys Research, Inc.
- Current Assignee Address: US CA Menlo Park
- Agency: Peninsula IP Group
- Agent Douglas Chaikin
- Main IPC: G01R31/28
- IPC: G01R31/28 ; G01R31/26 ; G11C29/00 ; G06F11/00 ; H04L1/14

Abstract:
A testing circuit includes a signal generator operative to provide a control signal in response to a reference clock signal. The control signal may include both alignment and timing information operative to synchronize the timing and output of the signal generator with a device under test. A clock recovery instrument is electrically coupled to the signal generator. The clock recovery instrument generates the reference clock signal in response to a clock signal from the device under test. The reference clock signal is synchronized with the clock signal from the device under test such that signal generator operation is synchronized with the device under test independent of the behavior of the device under test.
Public/Granted literature
- US20070296476A1 Synchronizing Clock and Aligning Signals For Testing Electronic Devices Public/Granted day:2007-12-27
Information query