Invention Grant
US07701802B2 Circuits to delay a signal from a memory device 有权
延迟来自存储器件的信号的电路

Circuits to delay a signal from a memory device
Abstract:
A method for delaying a control signal, includes receiving a clock signal, determining a number of delay elements required to generate a first delay equal to a target amount of the period of the clock signal, receiving a data signal having an edge generated at the same time as an edge of the control signal, determining a fraction number equal to the number of delay elements needed to generate a second delay for the data signal or the control signal to align their edges, divided by the number of cascaded delay elements necessary to provide a delay equal to the target amount of the period of the clock signal, multiplied by the number of delay elements to generate the first delay, and delaying the control signal by the number of cascaded delay elements to realize said first delay altered by the fraction number of delay elements.
Public/Granted literature
Information query
Patent Agency Ranking
0/0