Invention Grant
- Patent Title: Timing vernier using a delay locked loop
- Patent Title (中): 定时游标使用延迟锁定循环
-
Application No.: US12144186Application Date: 2008-06-23
-
Publication No.: US07671650B2Publication Date: 2010-03-02
- Inventor: Bruce Millar
- Applicant: Bruce Millar
- Applicant Address: CA Ottawa, Ontario
- Assignee: MOSAID Technologies Incorporated
- Current Assignee: MOSAID Technologies Incorporated
- Current Assignee Address: CA Ottawa, Ontario
- Agency: Borden Ladner Gervais LLP
- Agent Anne Kinsman
- Main IPC: H03L7/06
- IPC: H03L7/06

Abstract:
A method for synchronizing a plurality of programmable timing verniers with a reference pulse signal, each of the verniers being programmable to one of a plurality of timing steps within a delay range determined by a control signal applied to a bias input. A first and second control vernier is selected from the plurality of verniers, the first control vernier is programmed to a first delay, and the second control vernier is programmed to a second delay. The first and second control verniers are triggered together to generate respective first and second delay signals. A difference pulse signal is generated with a duty cycle corresponding to a difference between the generated first delay signal and second delay signal. The duty cycle of the pulse signal is compared to a duty cycle of the reference pulse signal to generate a difference signal pulse. The difference signal pulse is coupled to the bias input of the verniers to adjust the delay range, such that the duty cycle of the difference signal approaches the duty cycle of the reference pulse signal. In one embodiment there is provided a circuit for implementing the method.
Public/Granted literature
- US20080252344A1 TIMING VERNIER USING A DELAY LOCKED LOOP Public/Granted day:2008-10-16
Information query