Invention Grant
US07646663B2 Semiconductor memory device and word line addressing method in which neighboring word lines are discontinuously addressed 有权
半导体存储器件和字线寻址方法,其中相邻字线被不连续地寻址

  • Patent Title: Semiconductor memory device and word line addressing method in which neighboring word lines are discontinuously addressed
  • Patent Title (中): 半导体存储器件和字线寻址方法,其中相邻字线被不连续地寻址
  • Application No.: US11593496
    Application Date: 2006-11-07
  • Publication No.: US07646663B2
    Publication Date: 2010-01-12
  • Inventor: Ji Ho Cho
  • Applicant: Ji Ho Cho
  • Applicant Address: KR Suwon-si, Gyeonggi-do
  • Assignee: Samsung Electronics Co., Ltd.
  • Current Assignee: Samsung Electronics Co., Ltd.
  • Current Assignee Address: KR Suwon-si, Gyeonggi-do
  • Agency: Volentine & Whitt, PLLC
  • Priority: KR10-2006-0000052 20060102
  • Main IPC: G11C8/00
  • IPC: G11C8/00
Semiconductor memory device and word line addressing method in which neighboring word lines are discontinuously addressed
Abstract:
Disclosed herein are a semiconductor memory device and word line addressing method. The semiconductor memory device comprises a memory array comprising a plurality of word lines arranged in a predetermined sequence, and a word line driver adapted to sequentially address the plurality of word lines in a discontinuous manner relative to neighboring word lines. The method comprises addressing a plurality of word lines in a discontinuous manner relative to the predetermined sequence, such that neighboring word lines in the plurality of word lines are not coincidently addressed.
Information query
Patent Agency Ranking
0/0