Invention Grant
US07643533B2 Agile clock mechanism and method for ultrawide bandwidth communications system
失效
用于超宽带通信系统的敏捷时钟机制和方法
- Patent Title: Agile clock mechanism and method for ultrawide bandwidth communications system
- Patent Title (中): 用于超宽带通信系统的敏捷时钟机制和方法
-
Application No.: US11183778Application Date: 2005-07-19
-
Publication No.: US07643533B2Publication Date: 2010-01-05
- Inventor: John W. McCorkle
- Applicant: John W. McCorkle
- Applicant Address: US TX Austin
- Assignee: Freescale Semiconductor, Inc.
- Current Assignee: Freescale Semiconductor, Inc.
- Current Assignee Address: US TX Austin
- Main IPC: H04B1/00
- IPC: H04B1/00

Abstract:
An ultra wide bandwidth communications system, method and computer program product including an ultra wide bandwidth timing generator. The timing generator includes a high frequency clock generation circuit having low phase noise; a low frequency control generation circuit; and a modulation circuit coupled between the high frequency clock generation circuit and the low frequency control generation circuit. The high frequency clock generation circuit generates a plurality of high frequency clock signals. The low frequency control generation circuit generates a plurality of low frequency control signals. The modulation circuit modulates the high frequency clock signals with the low frequency control signals to produce an agile timing signal at a predetermined frequency and phase. The agile timing signal is generated at the predetermined frequency and phase by adjustments to at least one of frequency of the low frequency control signals, phase of the low frequency control signals, frequency of the high frequency clock signals, and phase of the high frequency clock signals.
Public/Granted literature
- US20050265428A1 Low power, high resolution timing generator for ultra-wide bandwidth communication systems Public/Granted day:2005-12-01
Information query