A memory circuit includes: a memory array unit including a plurality of memory cells and a word line for connecting the plurality of memory cells to each other and applying a drive voltage for driving the memory cells; a drive voltage control unit that generates a drive voltage in which a pre-pulse is set at a timing corresponding to the rising or falling of a voltage signal that changes by a predetermined voltage value in a stepwise manner, applies the drive voltage to a terminal of the word line, and performs control to variably set the time width or the peak value of the pre-pulse in the drive voltage based on address information designating the memory cell at an access destination received from the outside; and a sense amplifier unit that accesses the memory cell designated by the address information.