Memory and operation method thereof including accessing redundancy world lines by memory controller
Abstract:
An operation method of a memory including normal word lines and redundancy word lines may include receiving a row redundancy information and a flag signal along with an active command and a row address; and activating one of the redundancy word lines by decoding the row redundancy information according to a logic level of the flag signal.
Public/Granted literature
Information query
Patent Agency Ranking
0/0