Invention Grant
- Patent Title: Nonvolatile semiconductor memory device including a memory cell array and a control circuit applying a reading voltage
-
Application No.: US17219003Application Date: 2021-03-31
-
Publication No.: US11621041B2Publication Date: 2023-04-04
- Inventor: Yasuhiro Shiino , Eietsu Takahashi , Koki Ueno
- Applicant: Kioxia Corporation
- Applicant Address: JP Tokyo
- Assignee: Kioxia Corporation
- Current Assignee: Kioxia Corporation
- Current Assignee Address: JP Tokyo
- Agency: Oblon, McClelland, Maier & Neustadt, L.L.P.
- Priority: JP2011-084762 20110406
- Main IPC: G11C16/10
- IPC: G11C16/10 ; G11C11/56 ; G11C16/26 ; G11C16/04 ; G11C16/34 ; G11C16/08 ; G11C16/14

Abstract:
A nonvolatile semiconductor memory device according to one embodiment of the present invention includes: a memory cell array and a control circuit. The control circuit executes a first reading operation and a second reading operation. The first reading operation is an operation of reading a threshold voltage set in the selected memory cell by setting a voltage between a control gate electrode and source of the selected memory cell to a first value. The second reading operation is an operation of reading a threshold voltage set in the selected memory cell by setting a voltage between the control gate electrode and source of the selected memory cell to a second value lower than the first value. When executing the second reading operation, the control circuit keeps a voltage of the control gate electrode of the selected memory cell to 0 or a positive value.
Public/Granted literature
Information query