Memory device with dynamic storage mode control
Abstract:
Memory circuits including dynamically configurable cache cells are disclosed herein. The cache cells may be selectively and dynamically configured to select one or more bits per cell according to a real-time determination or characterization of a workload type.
Public/Granted literature
Information query
Patent Agency Ranking
0/0