Invention Grant
- Patent Title: Via pattern for framebuffer interfaces
-
Application No.: US16782526Application Date: 2020-02-05
-
Publication No.: US11439010B2Publication Date: 2022-09-06
- Inventor: Baal Yang , Daniel Lin , Sunil Sudhakaran
- Applicant: Nvidia Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Nvidia Corporation
- Current Assignee: Nvidia Corporation
- Current Assignee Address: US CA Santa Clara
- Main IPC: H05K1/11
- IPC: H05K1/11 ; H05K1/14 ; H05K1/02

Abstract:
This disclosure provides a multi-layered printed circuit board (PC) that has signal array region. The signal array region has a width and circumscribes a power core region and has signal vias connected to respective signal ball pads, and ground vias connected to respective ground ball pads within the signal array region that have an associated ball pad pitch. The PCB also has an inner current power layer. The signal and ground vias are arranged on the component layer in a pattern and extend into the inner current layer. The pattern forms current power paths across the width of the signal array region, such that the current power paths have a width that is at least about 50% as wide as the ball pad pitch.
Public/Granted literature
- US20210243895A1 VIA PATTERN FOR FRAMEBUFFER INTERFACES Public/Granted day:2021-08-05
Information query