Analog vector-matrix multiplication circuit
Abstract:
An analog vector-matrix multiplication circuit is achieved by using a programmable storage device array. In a programmable semiconductor device array, gates of all of programmable semiconductor devices of each row are all connected to the same analog voltage input end. M rows of programmable semiconductor devices are correspondingly connected to M analog voltage input ends. Drains (or sources) of all of programmable semiconductor devices of each column are all connected to the same bias voltage input end. N columns of programmable semiconductor devices are correspondingly connected to N bias voltage input ends. Sources (or drains) of all of programmable semiconductor devices of each column are all connected to the same analog current output end. The N columns of programmable semiconductor devices are correspondingly connected to N analog current output ends. Threshold voltages of the programmable semiconductor devices are controlled, such that each programmable semiconductor device can be regarded as a variable equivalent analog weight, thereby achieving the matrix multiplication function.
Public/Granted literature
Information query
Patent Agency Ranking
0/0