Invention Grant
- Patent Title: Apparatuses and methods using negative voltages in part of memory write, read, and erase operations
-
Application No.: US16228428Application Date: 2018-12-20
-
Publication No.: US11367486B2Publication Date: 2022-06-21
- Inventor: Koji Sakui
- Applicant: Micron Technology, Inc.
- Applicant Address: US ID Boise
- Assignee: Micron Technology, Inc.
- Current Assignee: Micron Technology, Inc.
- Current Assignee Address: US ID Boise
- Agency: Schwegman Lundberg & Woessner, P.A.
- Main IPC: G11C16/00
- IPC: G11C16/00 ; G11C16/04 ; G11C16/34

Abstract:
Some embodiments include apparatuses and methods having a memory cell string that can include memory cells located in different levels of the apparatus. The memory cell string can include a body associated with the memory cells. At least one of such embodiments can include a module configured to apply a negative voltage to at least a portion of the body of the memory cell string during an operation of the apparatus. The operation can include a read operation, a write operation, or an erase operation. Other embodiments are described.
Public/Granted literature
- US20190130976A1 APPARATUSES AND METHODS USING NEGATIVE VOLTAGES IN PART OF MEMORY WRITE, READ, AND ERASE OPERATIONS Public/Granted day:2019-05-02
Information query