Memory device based on multi-bit perpendicular magnetic tunnel junction
Abstract:
Disclosed is a memory device including a multi-bit perpendicular magnetic tunnel junction, wherein the multi-bit perpendicular magnetic tunnel junction includes an upper synthetic antiferromagnetic layer, pinned layer, lower dual free layer, and upper free layer formed in a laminated manner between a top electrode and a bottom electrode.
Information query
Patent Agency Ranking
0/0