Dynamic delay calibration of devices attached to bus systems utilizing time-multiplexed clock and data lines
Abstract:
Systems and methods for performing dynamic adaption and correction for internal delays in devices connected to a common time-multiplexed bus. The methods allow devices to operate reliably at a higher bus frequency by correcting for inherent and unknown delays within the components and in the system by measuring the actual delays using multiple readings with this bus. The inherent noise and jitter are utilized to increase the precision of the measurements thereby essentially using this uncertainty as a self-dithering for increased resolution in the measurements. During adaption, the delays may be adjusted in multiple step sizes for a faster adaption time.
Information query
Patent Agency Ranking
0/0