Invention Grant
- Patent Title: Backside power rail structure and methods of forming same
-
Application No.: US16939803Application Date: 2020-07-27
-
Publication No.: US11264327B2Publication Date: 2022-03-01
- Inventor: Kuo-Cheng Chiang , Shi Ning Ju , Chih-Chao Chou , Wen-Ting Lan , Chih-Hao Wang
- Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
- Applicant Address: TW Hsinchu
- Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee Address: TW Hsinchu
- Agency: Slater Matsil, LLP
- Main IPC: H01L23/528
- IPC: H01L23/528 ; H01L27/092 ; H01L29/06 ; H01L29/417 ; H01L29/423 ; H01L29/45 ; H01L29/786 ; H01L21/02 ; H01L21/306 ; H01L21/285 ; H01L29/66 ; H01L21/8238

Abstract:
Nanostructure field-effect transistors (nano-FETs) including isolation layers formed between epitaxial source/drain regions and semiconductor substrates and methods of forming the same are disclosed. In an embodiment, a semiconductor device includes a power rail, a dielectric layer over the power rail, a first channel region over the dielectric layer, a second channel region over the first channel region, a gate stack over the first channel region and the second channel region, where the gate stack is further disposed between the first channel region and the second channel region and a first source/drain region adjacent the gate stack and electrically connected to the power rail.
Public/Granted literature
- US20210134721A1 Backside Power Rail Structure and Methods of Forming Same Public/Granted day:2021-05-06
Information query
IPC分类: