Invention Grant
- Patent Title: Packaged microelectronic devices having stacked interconnect elements and methods for manufacturing the same
-
Application No.: US16106133Application Date: 2018-08-21
-
Publication No.: US11217556B2Publication Date: 2022-01-04
- Inventor: Young Do Kweon , Tongbi Jiang
- Applicant: Micron Technology, Inc.
- Applicant Address: US ID Boise
- Assignee: Micron Technology, Inc.
- Current Assignee: Micron Technology, Inc.
- Current Assignee Address: US ID Boise
- Agency: Perkins Coie LLP
- Main IPC: H01L23/00
- IPC: H01L23/00 ; H01L23/31 ; H01L23/544 ; H01L23/498 ; H01L21/78 ; H01L21/48 ; H01L21/56

Abstract:
Microelectronic devices and method of forming a plurality of microelectronic devices on a semiconductor workpiece are disclosed herein. One such method includes placing a plurality of first interconnect elements on a side of a semiconductor workpiece, forming a layer on the side of the workpiece, reshaping the first interconnect elements by heating the first interconnect elements, and coupling a first portion of a plurality of individual second interconnect elements to corresponding first interconnect elements with a second portion of the individual second interconnect elements exposed.
Public/Granted literature
Information query
IPC分类: