Invention Grant
- Patent Title: Automatic simulation failures analysis flow for functional verification
-
Application No.: US16125841Application Date: 2018-09-10
-
Publication No.: US10769332B2Publication Date: 2020-09-08
- Inventor: Manickam Muthiah , Sathish Kumar Krishnamoorthy
- Applicant: HCL Technologies Limited
- Applicant Address: unknown Noida, Uttar Pradesh
- Assignee: HCL Technologies Limited
- Current Assignee: HCL Technologies Limited
- Current Assignee Address: unknown Noida, Uttar Pradesh
- Agency: HM Law Group LLP
- Agent Vanintheran Moodley
- Priority: com.zzzhc.datahub.patent.etl.us.BibliographicData$PriorityClaim@58889e3d
- Main IPC: G06F30/3323
- IPC: G06F30/3323 ; G06F30/30

Abstract:
Disclosed is a system and method for automatically diagnosing an error by performing failure analysis of functional simulation pertaining to a Design Under Verification (DUV) or System Under Verification (SUV). A prediction unit generates a set of expected output packets upon processing a set of input packets' copy. A comparison unit compares an actual output packet, from the set of actual output packets, with an expected output packet, from the set of expected output packets, corresponding to the actual output packet. When there is a mismatch, the actual output packet is compared with at least one subsequent expected output packet until the match is found. The diagnosing unit automatically diagnoses at least one of a packet drop error, an ordering error, an error in routing, by performing a systematic failure analysis and reports a diagnostic information and/or default diagnostic information associated with the error.
Public/Granted literature
- US20190325090A1 AUTOMATIC SIMULATION FAILURES ANALYSIS FLOW FOR FUNCTIONAL VERIFICATION Public/Granted day:2019-10-24
Information query