Invention Grant
- Patent Title: High performance computing (HPC) node having a plurality of switch coupled processors
-
Application No.: US16371506Application Date: 2019-04-01
-
Publication No.: US10769088B2Publication Date: 2020-09-08
- Inventor: James D. Ballew , Gary R. Early
- Applicant: Raytheon Company
- Applicant Address: US MA Waltham
- Assignee: Raytheon Company
- Current Assignee: Raytheon Company
- Current Assignee Address: US MA Waltham
- Agency: Schwegman Lundberg & Woessner, P.A.
- Main IPC: G06F13/40
- IPC: G06F13/40 ; G06F9/50 ; G06F15/80
Abstract:
A High Performance Computing (HPC) node comprises a motherboard, a switch comprising eight or more ports integrated on the motherboard, and at least two processors operable to execute an HPC job, with each processor communicably coupled to the integrated switch and integrated on the motherboard.
Public/Granted literature
- US20190294576A1 HIGH PERFORMANCE COMPUTING (HPC) NODE HAVING A PLURALITY OF SWITCH COUPLED PROCESSORS Public/Granted day:2019-09-26
Information query
