Semiconductor device and error management method
Abstract:
An error management system may be provided. The error management system may include an error analysis unit configured to generate error correction counting values by counting error correction occurrences in a plurality of management blocks and generate permanent error block information for defining whether errors generated in the plurality of management blocks are a permanent error or a temporary error by comparing the error correction counting values and at least one reference value. The error management system may include a block control unit configured to replace an address signal with a new address signal when a management block selected according to the address signal among the plurality of management blocks is previously designated in the permanent error block information.
Public/Granted literature
Information query
Patent Agency Ranking
0/0