Application defined multi-tiered wear-leveling for storage class memory systems
Abstract:
A method implemented by a memory device, comprising obtaining, by a processor coupled to a memory, a wear-leveling policy from an application executable at the memory device, wherein the wear-leveling policy indicates a memory size by which to perform wear-leveling within an instance, wherein the instance comprises an address range assigned to the application in the memory of the memory device, obtaining, by a processor, a request to access the instance, and performing, by the processor, wear-leveling on a plurality of memory cells within the instance according to the wear-leveling policy.
Information query
Patent Agency Ranking
0/0