Invention Grant
- Patent Title: Force/release support in emulation and formal verification
-
Application No.: US16173933Application Date: 2018-10-29
-
Publication No.: US10579760B2Publication Date: 2020-03-03
- Inventor: Ionut Silviu Cirjan , Boris Gommershtadt , Dmitry Korchemny , Naphtali Yehoshua Sprei
- Applicant: Synopsys, Inc.
- Applicant Address: US CA Mountain View
- Assignee: SYNOPSYS, INC.
- Current Assignee: SYNOPSYS, INC.
- Current Assignee Address: US CA Mountain View
- Agency: Alston & Bird LLP
- Main IPC: G06F17/50
- IPC: G06F17/50

Abstract:
Forming a logic circuit design from a behavioral description language that includes N force and M release statements applied to a net disposed in the design, includes, in part, forming N multiplexers and a controller controlling the select terminals of the N multiplexers. Each multiplexer receives a force signal at its first input terminal. The output signal of the ith multiplexer is supplied to a second input terminal of (i+1)th multiplexer. A driver signal driving the net in the absence of the force statements is applied to a second input terminal of a first multiplexer. The controller asserts the select signal of the ith multiplexer if the ith force condition is active, and unasserts the select signal of the ith multiplexer if any one of a number of predefined conditions is satisfied.
Public/Granted literature
- US20200034499A1 FORCE/RELEASE SUPPORT IN EMULATION AND FORMAL VERIFICATION Public/Granted day:2020-01-30
Information query