Multi-level inverter with flying capacitor topology
Abstract:
A multi-level inverter having one or more banks, each bank containing a plurality of low voltage MOSFET transistors. A processor configured to switch the plurality of low voltage MOSFET transistors in each bank to switch at multiple times during each cycle.
Public/Granted literature
Information query
Patent Agency Ranking
0/0