- Patent Title: On-chip calibration circuit and method with half-step resolution
-
Application No.: US16122993Application Date: 2018-09-06
-
Publication No.: US10382049B1Publication Date: 2019-08-13
- Inventor: Eric Hunt-Schroeder , John A. Fifield
- Applicant: GLOBALFOUNDRIES INC.
- Applicant Address: KY Grand Cayman
- Assignee: GLOBALFOUNDARIES INC.
- Current Assignee: GLOBALFOUNDARIES INC.
- Current Assignee Address: KY Grand Cayman
- Agency: Gibb & Riley, LLC
- Agent Michael J. LeStrange, Esq.
- Main IPC: H03M1/10
- IPC: H03M1/10 ; G01R35/00 ; H03M1/66 ; H03M1/06

Abstract:
Disclosed is a calibration circuit and method. The circuit includes: a DAC that outputs an analog parameter and includes output parameter adjustment circuitry; a comparator that receives a reference parameter and the analog parameter; and a control circuit (with select logic) connected to the comparator and DAC in a feedback loop. During a calibration mode, the magnitude of the analog parameter is adjusted by ½ DAC step in one direction and the feedback loop is used to perform a binary search calibration process. During an operation mode, the magnitude of the analog parameter is adjusted by ½ DAC step in the opposite direction. The select logic selects the DAC step identified by the calibration process or the next higher DAC step as a final DAC step. The control circuit outputs a final DAC code corresponding to the final DAC step and the DAC generates a calibrated parameter based thereon.
Information query