Multi-tier time-synchronization architecture
Abstract:
Devices and methods to design and use network interfaces compliant with time-synchronization protocols via a multi-tier architecture are provided. This architecture allows for independent development between circuitry related to the time-synchronization protocols and circuitry responsible for channel access, reducing redundancies in the design process.
Information query
Patent Agency Ranking
0/0