Invention Grant
- Patent Title: Circuit structure and method for high-speed forward error correction
-
Application No.: US15090170Application Date: 2016-04-04
-
Publication No.: US10374636B1Publication Date: 2019-08-06
- Inventor: Haiyun Yang , Martin Langhammer , Peng Li , Divya Vijayaraghavan
- Applicant: ALTERA CORPORATION
- Applicant Address: US CA San Jose
- Assignee: Altera Corporation
- Current Assignee: Altera Corporation
- Current Assignee Address: US CA San Jose
- Agency: Compass IP Law PC
- Main IPC: H04L1/00
- IPC: H04L1/00 ; H03M13/29 ; H03M13/13

Abstract:
One embodiment relates a method of receiving data from a multi-lane data link. The data is encoded with an FEC code having a block length. The data is FEC encoded at a bus width which is specified within particular constraints. One constraint is that the FEC encoder bus width in bits is an exact multiple of a number of bits per symbol in the data. Another constraint may be that the FEC code block length is an exact multiple of the FEC encoder bus width. Another constraint may be that the FEC encoder bus width is an exact multiple of a number of serial lanes of the multi-lane interface. Other embodiments and features are also disclosed.
Information query