Invention Grant
- Patent Title: Active trace assertion based verification system
-
Application No.: US13910057Application Date: 2013-06-04
-
Publication No.: US10372854B2Publication Date: 2019-08-06
- Inventor: Kuen-Yang Tsai , Yung-Chuan Chen , Chun-Yi Lo
- Applicant: Synopsys, Inc.
- Applicant Address: US CA Mountain View
- Assignee: Synopsys, Inc.
- Current Assignee: Synopsys, Inc.
- Current Assignee Address: US CA Mountain View
- Agency: Alston & Bird LLP
- Main IPC: G06F17/50
- IPC: G06F17/50

Abstract:
A method is presented for responding to user input by displaying when a circuit has a property expressed by an assertion based on data indicating values of signals of the circuit at a succession of times. The assertion expresses the property as a first sequence of expressions, and separately defines for each expression a corresponding evaluation time relative to the succession of times at which the expression is to be evaluated. The circuit has the property only if every expression of the first sequence evaluates true at its corresponding evaluation time. The method includes displaying a representation of each expression of the first sequence and identifying each variable that caused that expression to evaluate false and distinctively marking that variable's symbol relative to other variable symbols within the display for each expression of the first sequence that evaluates false at its corresponding evaluation time.
Public/Granted literature
- US20140046647A1 ACTIVE TRACE ASSERTION BASED VERIFICATION SYSTEM Public/Granted day:2014-02-13
Information query