Invention Grant
- Patent Title: Manufacturing method of semiconductor device
-
Application No.: US15902335Application Date: 2018-02-22
-
Publication No.: US10249637B2Publication Date: 2019-04-02
- Inventor: Satoshi Torii , Hideaki Matsumura , Shu Ishihara
- Applicant: MIE FUJITSU SEMICONDUCTOR LIMITED
- Applicant Address: JP Kuwana
- Assignee: MIE FUJITSU SEMICONDUCTOR LIMITED
- Current Assignee: MIE FUJITSU SEMICONDUCTOR LIMITED
- Current Assignee Address: JP Kuwana
- Agency: Westerman, Hattori, Daniels & Adrian, LLP
- Priority: JP2017-047171 20170313
- Main IPC: H01L21/8234
- IPC: H01L21/8234 ; H01L27/11573 ; H01L27/1157 ; H01L21/02 ; H01L21/265 ; H01L21/311 ; H01L21/225 ; H01L21/28 ; H01L21/266

Abstract:
A manufacturing method of a semiconductor device includes: forming a tunnel oxide layer and a charge-storage layer in a region of a flash memory transistor; forming a first oxide film; removing the first oxide film in regions of a first transistor and a second transistor; forming a third oxide film by adding a first oxide layer between a first oxide film and a semiconductor substrate in a region of a third transistor while forming a second oxide film in the regions of the first transistor and the second transistor by oxidation; removing the second oxide film in the region of the first transistor; and forming a fifth oxide film by adding a second oxide layer between the second oxide film and the semiconductor substrate in the region of the second transistor while forming a fourth oxide film in the region of the first transistor by oxidation, and forming a sixth oxide film by adding a third oxide layer between the first oxide layer and the semiconductor substrate in the region of the third transistor.
Public/Granted literature
- US20180261617A1 MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE Public/Granted day:2018-09-13
Information query
IPC分类: