An arrangement includes a confining layer, a metallization layer and a semiconductor component, wherein the metallization layer is arranged on the semiconductor component, and the confining layer is arranged on the metallization layer, the confining layer spatially establishes a reservoir for the marker material at least partially in a defined manner, the confining layer and the metallization layer include an identical material, and the marker material is arranged in the reservoir of the arrangement.