Buffer memory device and display drive device
Abstract:
A buffer memory and display drive device are described herein. In one example, a buffer memory is arranged so that write and read address counters are controlled according to a wraparound method, and subjected to no reset in count value, which enables the avoidance of data destruction in a boundary portion of a block. In the buffer memory, block head addresses of the write and read address counters are managed centrally. So, even in the event of undesired change in count value, the influence thereof can be intercepted halfway. While reducing the memory capacity of the buffer memory which is supplied with data in blocks, the following are made possible: to prevent the deviation in read data owing to an undesired change in the address counter from lasting; and to prevent data, handled in blocks, from disappearing near a block boundary.
Public/Granted literature
Information query
Patent Agency Ranking
0/0