According to one embodiment, a semiconductor memory device comprises a memory cell and a first circuit. The first circuit is configured to generate a write pulse based on a write command and supply a write current to the memory cell in accordance with the write pulse. The first circuit generates a first write pulse when the first circuit receives a first write command. The first circuit extends the first write pulse when the first circuit receives a second write command within a first time after reception of the first write command.