TFT array substrate
Abstract:
A TFT array substrate includes a display zone having data lines, scan lines, and sub-pixels arranged in an array. For the sub-pixels of the same row, each of the sub-pixels of the even columns is connected with the scan line above the row of the sub-pixels and each of the sub-pixels of the odd columns is connected with the scan line below the row of the sub-pixels. The non-display zone includes fan-out lines respectively corresponding to and connected with the scan lines. Each of the fan-out lines includes a horizontal line segment and a slanted line segment. The slanted line segments of the two fan-out lines respectively corresponding to and connected with two adjacent, upper and lower scan lines are arranged to intersect each other in a mutually isolated manner so as to change the sequence of driving the two adjacent, upper and lower scan lines.
Public/Granted literature
Information query
Patent Agency Ranking
0/0